Cadence Design

CDNS
Share your thoughts

What's on your mind?

0 / 2,000
  • A
    AI Gossip

    Synopsys thinks it's hard for AI to displace its moat in foundry sign-off. This is an area strongly protected by EDA incumbents Synopsys and Cadence. Startups couldn't break this foundry interface moat.

    Source: Sravan Kundojjala

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 1 ๅผ 
  • H
    Hardik Shah

    ๐Ÿ“ข ๐—๐—จ๐—ฆ๐—ง ๐—œ๐—ก: $Cadence Design(CDNS.US) CADENCE Launches AI Agent for Automated RTL Generation and Chip Design Optimization

    ๐Ÿ‘‰ ๐—ž๐—ฒ๐˜† ๐—›๐—ถ๐—ด๐—ต๐—น๐—ถ๐—ด๐—ต๐˜๐˜€:

    โžค ๐—–๐—ฎ๐—ฑ๐—ฒ๐—ป๐—ฐ๐—ฒ launches new ๐—ฅ๐—ง๐—Ÿ ๐—š๐—ฒ๐—ป๐—ฒ๐—ฟ๐—ฎ๐˜๐—ถ๐—ผ๐—ป ๐—”๐—ด๐—ฒ๐—ป๐˜ for ChipStack AI.

    โžค Agent converts natural-language specifications into ๐—ฝ๐—ฟ๐—ผ๐—ฑ๐˜‚๐—ฐ๐˜๐—ถ๐—ผ๐—ป-๐—ฟ๐—ฒ๐—ฎ๐—ฑ๐˜† ๐—ฅ๐—ง๐—Ÿ.

    โžค Early evaluations delivered an average ๐Ÿฎ๐Ÿฐ% area reduction.

    โžค Testing also produced an average ๐Ÿญ๐Ÿด% power reduction.

    โžค Cadence reported ๐Ÿญ๐Ÿฌ๐Ÿฌ% functionally accurate RTL in early evaluations.

    โžค Agent optimizes chip designs across ๐—ฝ๐—ผ๐˜„๐—ฒ๐—ฟ, ๐—ฝ๐—ฒ๐—ฟ๐—ณ๐—ผ๐—ฟ๐—บ๐—ฎ๐—ป๐—ฐ๐—ฒ, and ๐—ฎ๐—ฟ๐—ฒ๐—ฎ.

    โžค New upgrade flow automatically adapts existing RTL to changing requirements.

    โžค ๐—›๐—ผ๐—ป๐—ฑ๐—ฎ ๐—ฅ&๐—— is evaluating the technology for advanced automotive SoCs.

    โžค Launch expands Cadence's agentic AI capabilities across ๐—ฑ๐—ถ๐—ด๐—ถ๐˜๐—ฎ๐—น ๐—ฐ๐—ต๐—ถ๐—ฝ ๐—ฑ๐—ฒ๐˜€๐—ถ๐—ด๐—ป.

    ๐Ÿ‘‰ ๐—ช๐—ต๐˜† ๐—ง๐—ต๐—ถ๐˜€ ๐— ๐—ฎ๐˜๐˜๐—ฒ๐—ฟ๐˜€:

    โžค Could reduce manual work and shorten ๐—ฆ๐—ผ๐—– development cycles.

    โžค Early results indicate potential improvements in ๐—ฐ๐—ต๐—ถ๐—ฝ ๐—ฝ๐—ผ๐˜„๐—ฒ๐—ฟ and area efficiency.

    โžค Honda's evaluation provides early validation in ๐˜€๐—ฎ๐—ณ๐—ฒ๐˜๐˜†-๐—ฐ๐—ฟ๐—ถ๐˜๐—ถ๐—ฐ๐—ฎ๐—น automotive chip development.

    โžค Extends agentic AI deeper into complex ๐˜€๐—ฒ๐—บ๐—ถ๐—ฐ๐—ผ๐—ป๐—ฑ๐˜‚๐—ฐ๐˜๐—ผ๐—ฟ ๐—ฑ๐—ฒ๐˜€๐—ถ๐—ด๐—ป workflows.

    ๐Ÿ‘‰ ๐—˜๐˜…๐—ฝ๐—ฒ๐—ฟ๐˜ ๐—ฆ๐˜๐—ฎ๐˜๐—ฒ๐—บ๐—ฒ๐—ป๐˜๐˜€:

    ๐—–๐—ต๐—ถ๐—ป-๐—–๐—ต๐—ถ ๐—ง๐—ฒ๐—ป๐—ด, Senior Vice President and General Manager, Digital & Signoff Group at Cadence:

    โ€œThese latest agentic AI advancements take us from AI-assisted tools to coordinated agentic workflows that behave more like virtual design engineers with expert-level command of the underlying technologies,โ€ said Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. โ€œBy pairing agentic automation of spec-to-RTL and RTL refinement with our proven implementation and signoff engines, we enable customers to achieve better design outcomes with higher productivity and stronger correlation across the design flow, further extending Cadenceโ€™s leadership in AI-driven, end-to-end chip design.โ€

    ๐—ง๐—ผ๐—บ๐—ผ๐˜†๐—ฎ ๐—ก๐—ถ๐˜€๐—ต๐—ถ๐—ป๐—ผ, Chief Engineer and General Manager, Digital Engine Development Division, SDV R&D Center, Honda R&D Co., Ltd.:

    โ€œAs a key enabler of Software-Defined Vehicles (SDVs), AI technology for autonomous driving is advancing rapidly. However, the long development cycle of SoCs remains a major challenge. With the Cadence ChipStack AI Super Agentโ€™s RTL Generation Agent and AI-powered automation, Honda R&D is working to improve productivity from specification through RTL development,โ€ said Tomoya Nishino, chief engineer and general manager, Digital Engine Development Division, SDV R&D Center, Honda R&D Co., Ltd.

  • H
    Hardik Shah

    ๐Ÿ“ข Companies Reporting Earnings Next Week

    $Amkor Tech(AMKR.US) $Applied Digital(APLD.US) $Celestica(CLS.US) $Navitas Semiconductor(NVTS.US) $Cadence Design(CDNS.US) $Boeing(BA.US) $Paypal(PYPL.US) $Visa(V.US) $KLA(KLAC.US) $Bloom Energy(BE.US) $Teradyne(TER.US) $Ford Motor(F.US) $NXP Semiconductors(NXPI.US) $Seagate Tech(STX.US) $Enphase Energy(ENPH.US) $GE HealthCare Tech(GEHC.US) $SoFi Tech(SOFI.US) $L3Harris Tech(LHX.US) $Visa(V.US)RT $Lemonade(LMND.US) $Amphenol(APH.US) $Arm(ARM.US) $Robinhood(HOOD.US) $Qualcomm(QCOM.US) $Microsoft(MSFT.US) $Lam Research(LRCX.US) $Carvana(CVNA.US) $Meta Platforms(META.US) $Ford Motor(F.US)TNT $Allegro Microsystems(ALGM.US) $Altria(MO.US) $Check Point Software(CHKP.US) $Mastercard(MA.US) $Strategy(MSTR.US) $Reddit(RDDT.US) $Rivian Automotive(RIVN.US) $Amazon(AMZN.US) $Coinbase(COIN.US) $Illumina(ILMN.US) $RBXL $Apple(AAPL.US) $Tempus AI(TEM.US) $ExxonMobil(XOM.US) $Moderna(MRNA.US) $Eaton(ETN.US)

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 1 ๅผ 
  • E
    Equity research

    BofA: Kimi 3

    The Kimi K3 Release & The Compute Race

    > New Chinese Open-Weight Model: Moonshot has unveiled Kimi K3, a massive 2.8-trillion-parameter Mixture of Experts (MoE) model with a 1-million-token context window.

    > U.S. Labs Pressured to Scale: With Chinese open-weight models closing the gap and media reports suggesting Googleโ€™s Gemini 3.5 Pro is months behind schedule, U.S. frontier labs (OpenAI, Anthropic, Google) must increase compute. They will need larger training runs, heavier reinforcement learning (RL), synthetic-data loops, and faster release cadences to stay ahead.

    > Business Over Leaderboards: Investors are cautioned not to confuse benchmark leadership with sustainable business models. The durable moat in enterprise AI is delivering accurate, low-latency, and high-uptime AI at the lowest cost.

    Bullish Outlook for AI Semiconductors

    > MoE Architectures Boost Hardware Demand: The shift toward Mixture of Experts (MoE) architectures highlights the critical importance of memory movement, routing, latency, and interconnects.

    > NVIDIA's Next-Gen Efficiency: NVIDIA's GB300 NVL72 provides up to a 25x performance-per-watt improvement over Hopper when serving leading open MoE models.

    > Expanding Silicon Demand: Open models are inherently bullish for semiconductors. Even as model value commoditizes, the infrastructure demands for GPUs, High-Bandwidth Memory (HBM), networking, and efficient inference will continue to expand.

    > EDA Resilience: BofA remains constructive on Electronic Design Automation (EDA) players like Cadence (CDNS) and Synopsys (SNPS). Despite mentions of "open-source EDA at 45nm" in Kimi K3, commercial EDA tools remain entirely mandatory for major foundries like TSMC to manufacture advanced chips.

    Surging Token Usage & Enterprise AI Adoption

    > Chinese Labs Leading Token Volume: Data from OpenRouter shows that weekly token usage is proliferating rapidly, with daily token usage on Chinese AI models now exceeding that of Western AI labs.

    > US Enterprise Adoption Rates: According to the Ramp AI Index, approximately 55% of US businesses now have paid subscriptions to AI tools (significantly higher than the US Census estimate of 21%).

    > Market Share & Spending: Anthropic leads enterprise model adoption at 42.4%, closely followed by OpenAI at 39.5%. While the median monthly AI spend per employee is just $11, the top 1% of enterprise spenders are averaging a massive $4,833 per employee monthly.

    $Cadence Design(CDNS.US) $NVIDIA(NVDA.US) $Alphabet(GOOGL.US) $Synopsys(SNPS.US)

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 4 ๅผ 
    ๅ›พ็‰‡ 2๏ผŒๅ…ฑ 4 ๅผ 
    ๅ›พ็‰‡ 3๏ผŒๅ…ฑ 4 ๅผ 
    ๅ›พ็‰‡ 4๏ผŒๅ…ฑ 4 ๅผ 
  • H
    Hardik Shah

    ๐Ÿ“ข ๐‰๐”๐’๐“ ๐ˆ๐: Rapidus and $Cadence Design(CDNS.US) Cadence Partner to Accelerate AI-Driven SoC Design

    ๐Ÿ‘‰ ๐Š๐ž๐ฒ ๐‡๐ข๐ ๐ก๐ฅ๐ข๐ ๐ก๐ญ๐ฌ:

    โžค ๐‘๐š๐ฉ๐ข๐๐ฎ๐ฌ and ๐‚๐š๐๐ž๐ง๐œ๐ž partner on ๐š๐ ๐ž๐ง๐ญ๐ข๐œ ๐€๐ˆ for advanced-node SoC design.

    โžค Cadence ๐ˆ๐ง๐ง๐จ๐’๐ญ๐š๐œ๐ค ๐€๐ˆ ๐’๐ฎ๐ฉ๐ž๐ซ ๐€๐ ๐ž๐ง๐ญ integrates with Rapidus' ๐‘๐š๐š๐๐ฌ platform.

    โžค Collaboration targets up to ๐š ๐Ÿ๐— improvement in design turnaround time.

    โžค AI platform automates SoC workflows from architecture through signoff.

    โžค Rapidus launches ๐‘๐š๐š๐๐ฌ ๐๐š๐ฏ๐ข๐ ๐š๐ญ๐จ๐ซ and ๐‘๐š๐š๐๐ฌ ๐ˆ๐ง๐๐ข๐œ๐š๐ญ๐จ๐ซ.

    โžค Integration aims to improve ๐ฉ๐ซ๐จ๐๐ฎ๐œ๐ญ๐ข๐ฏ๐ข๐ญ๐ฒ, design quality, and predictability.

    โžค Collaboration supports ๐€๐ˆ-๐ง๐š๐ญ๐ข๐ฏ๐ž semiconductor design and manufacturing.

    โžค Companies will showcase the partnership at ๐‚๐š๐๐ž๐ง๐œ๐ž๐‹๐ˆ๐•๐„ ๐‰๐š๐ฉ๐š๐ง ๐Ÿ๐ŸŽ๐Ÿ๐Ÿ”.

    ๐Ÿ‘‰ ๐„๐ฑ๐ฉ๐ž๐ซ๐ญ ๐’๐ญ๐š๐ญ๐ž๐ฆ๐ž๐ง๐ญ๐ฌ:

    ๐€๐ง๐ข๐ซ๐ฎ๐๐ก ๐ƒ๐ž๐ฏ๐ ๐š๐ง, President and CEO of Cadence:

    โ€œAdvanced-node SoC design increasingly requires AI agents that can orchestrate complex workflows across the design lifecycle, not just optimize individual tasks. By combining Cadenceโ€™s InnoStack AI Super Agent with Rapidusโ€™ Raads platform, we are extending agentic AI into a leading-edge semiconductor ecosystem, enabling customers to improve productivity, accelerate design closure and bring more advanced silicon to market faster.โ€

    ๐ƒ๐ซ. ๐€๐ญ๐ฌ๐ฎ๐ฒ๐จ๐ฌ๐ก๐ข ๐Š๐จ๐ข๐ค๐ž, Representative Director and CEO of Rapidus:

    โ€œAt its completion, our Innovative Integration for Manufacturing facility will be the most advanced, AI-native foundry where AI is incorporated at almost every stage of semiconductor manufacturing. By evolving Raads and integrating it with Cadenceโ€™s InnoStack AI Super Agent, we are strengthening our AI-agentic design environment to help customers manage increasing SoC complexity, improve engineering productivity and realize the full value of Rapidusโ€™ advanced process technologies. In working closely with Cadence on InnoStack and additional Cadence AI Super Agent solutions, we see a clear path to significantly reducing design turnaround time and enabling faster innovation on Rapidusโ€™ advanced nodes.โ€

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 1 ๅผ 
  • H
    Hardik Shah

    $Cadence Design(CDNS.US) | Stifel maintains ๐๐ฎ๐ฒ on ๐‚๐š๐๐ž๐ง๐œ๐ž ๐ƒ๐ž๐ฌ๐ข๐ ๐ง๐ฌ, ๐ซ๐š๐ข๐ฌ๐ž๐ฌ ๐๐“ ๐ญ๐จ $๐Ÿ’๐Ÿ‘๐Ÿ ๐Ÿ๐ซ๐จ๐ฆ $๐Ÿ‘๐Ÿ—๐Ÿ“

    Analyst sees the expanded $Intel(INTC.US) Intel Foundry collaboration as a significant positive, validating Cadence's AI tools and expanding its footprint at a key customer.

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 1 ๅผ 
  • H
    Hardik Shah

    ๐Ÿ“ข ๐‰๐”๐’๐“ ๐ˆ๐: Cadence and Intel Foundry Expand Multi-Year DTCO Collaboration - $Cadence Design(CDNS.US) $Intel(INTC.US)

    ๐Ÿ‘‰ ๐Š๐ž๐ฒ ๐‡๐ข๐ ๐ก๐ฅ๐ข๐ ๐ก๐ญ๐ฌ:

    โžค Cadence and Intel Foundry expand partnership for next-generation ๐ฉ๐ซ๐จ๐œ๐ž๐ฌ๐ฌ ๐ญ๐ž๐œ๐ก๐ง๐จ๐ฅ๐จ๐ ๐ข๐ž๐ฌ.

    โžค Collaboration begins with Intelโ€™s upcoming ๐ˆ๐ง๐ญ๐ž๐ฅ ๐Ÿ๐Ÿ’๐€ node.

    โžค Partnership combines Cadenceโ€™s ๐€๐ˆ-๐๐ซ๐ข๐ฏ๐ž๐ง ๐„๐ƒ๐€ and Design IP with Intel process innovation.

    โžค DTCO efforts target improved ๐ฉ๐ž๐ซ๐Ÿ๐จ๐ซ๐ฆ๐š๐ง๐œ๐ž, ๐ฉ๐จ๐ฐ๐ž๐ซ, and ๐š๐ซ๐ž๐š (PPA).

    โžค Companies will co-develop ๐ฉ๐ซ๐จ๐๐ฎ๐œ๐ญ๐ข๐จ๐ง-๐ซ๐ž๐š๐๐ฒ PDKs for Intel 14A.

    โžค Agentic AI design flows aim to accelerate ๐ญ๐ข๐ฆ๐ž-๐ญ๐จ-๐ฆ๐š๐ซ๐ค๐ž๐ญ and reduce design risk.

    โžค Expanded alliance strengthens Intel Foundryโ€™s ๐ž๐œ๐จ๐ฌ๐ฒ๐ฌ๐ญ๐ž๐ฆ and customer offerings.

    ๐Ÿ’ฌ ๐„๐ฑ๐ฉ๐ž๐ซ๐ญ ๐’๐ญ๐š๐ญ๐ž๐ฆ๐ž๐ง๐ญ:

    โ€œAdvancing our relationship with Intel into a much deeper partnership is a major milestone for both companies,โ€ said Anirudh Devgan, president and chief executive officer, Cadence.

    โ€œThis collaboration will leverage the strengths of both companies to empower customers to unlock new levels of performance, power, and efficiency, advance the state of the art and accelerate the realization of next-generation products.โ€

    โ€œOur expanded collaboration with Cadence reflects Intel Foundryโ€™s continued focus on delivering on its technology roadmap and ecosystem on behalf of our customers,โ€ said Naga Chandrasekaran, executive vice president and general manager of Intel Foundry.

    โ€œBy combining Intelโ€™s process and packaging with Cadenceโ€™s AI-driven design tools, we are enabling deeper co-optimization, strengthening our ability to deliver on customersโ€™ needs, and showcasing the ability of both companies to drive innovation at scale.โ€

  • F
    First Fellow

    $Cadence Design(CDNS.US) is one of the cleanest breakouts you can see. A picture perfect test of 21d EMA and an immediate support from the bulls.

    The reason I am posting is not because of the first chart but the mighty 2nd one, weekly base.

    PT's: 420 & 500.

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 2 ๅผ 
    ๅ›พ็‰‡ 2๏ผŒๅ…ฑ 2 ๅผ 
  • W
    What TrendSpider Say

    All of the largest Trump trades from Q1 and their returns visualized

    ๐Ÿง 

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 1 ๅผ 
  • S
    Serenity

    โ€œRobotics may be the biggest product category of all timeโ€ - $Cadence Design(CDNS.US) CEO.

    โ€œThe projection is $25 trillion. The whole GDP of the world is $110 trillion. So this is huge if this happens.โ€

    Extremely bullish on robotics/humanoids directionally.

    But maybe itโ€™s time for $Tesla(TSLA.US) and America to really start prioritizing how we build it outside Chinese supply chains?

    Source: Serenity

    ๅ›พ็‰‡ 1๏ผŒๅ…ฑ 2 ๅผ 
    ๅ›พ็‰‡ 2๏ผŒๅ…ฑ 2 ๅผ